How does the O2 determine cache size?

Tech&Music

New member
Aug 30, 2020
4
2
3
24
The Netherlands
This is something I've been wondering about since picking up my RM7000C CPU swap project again. As I'd be swapping the CPU as well as the PROM, I was wondering if the cache too could be swapped for pin compatible SRAMs of higher capacity.

Is the cache size a set variable in the bit stream coming from the PROM, or does the system/CPU simply enumerate the cache size itself by checking the ICs? Just wondering if anyone happens to know this piece of the puzzle!
 

About us

  • Silicon Graphics User Group (SGUG) is a community for users, developers, and admirers of Silicon Graphics (SGI) products. We aim to be a friendly hobbyist community for discussing all aspects of SGIs, including use, software development, the IRIX Operating System, and troubleshooting, as well as facilitating hardware exchange.

User Menu